The Intelligent Cache Controller of a Massively Parallel Processor JUMP-1
نویسندگان
چکیده
This paper describes the intelligent cache controller of JUMP-1, a distributed shared memory type MPP. JUMP-1 adopts an off-the-shelf superscalar as the element processor to meet the requirement of peak performance, but such a processor lacks the ability to hide inter-processor communication latency, which may easily become too long on MPPs. Therefore JUMP-1 provides an intelligent memory system to remedy the week point. The cache controller is one of the main components of the memory system, and provides many cache-level supports for inter-processor communication; explicit cache control, high-bandwidth cache prefetching, and a few types of synchronization structures for fine-grained message communication.
منابع مشابه
Hierarchical Bit-Map Directory Schemes on the RDT Interconnection Network for a Massively Parallel Processor JUMP-1
JUMP-1 is currently under development by seven Japanese universities to establish techniques of an e cient distributed shared memory on a massively parallel processor. It provides a memory coherency control scheme called the hierarchical bit-map directory to achieve cost e ective and high performance management of the cache memory. Messages for maintaining cache coherency are transferred throug...
متن کاملMBP - light : A Processor for Management of Distributed Shared Memory
MBP(Memory Based Processor)-light is a dedicated processor for management of cache coherent distributed shared memory (DSM) in a massively parallel processor called JUMP-1. Unlike traditional complicated controllers to manage DSM, it provides a simple but powerful 16-bit RISC processor as a core. On the other hand, memory controller, bus interface and network packet handler are implemented comp...
متن کاملA New Intelligent Controller for Parallel DC/DC Converters
In this paper, the immune controller, is used to control the paralleled DC-DC converters. A PID controller is first applied and its coefficient is optimized using an intelligent (PSO) algorithm. Immune controller is then added to PID controller and an immune PID controller is formed. Two methods have been suggested to determine non-linear behavior of immune controller. In the first method, an e...
متن کاملThe RDT Router Chip: A versatile router for supporting a distributed shared memory
JUMP-1 is currently under development by seven Japanese universities to establish techniques for building an e cient distributed shared memory on a massively parallel processor. It provides a coherent cache with reduced hierarchical bit-map directory scheme to achieve cost e ective and high performance management. Messages for coherent cache are transferred through a fat tree on the RDT(Recursi...
متن کاملArchitecture and Performance of the Hitachi SR2201 Massively Parallel Processor System
RISC-based Massively Parallel Processors (MPPs) often show low efficiency in real-world applications because of cache miss penalty, insufficient throughput of the memory system, and poor inter-processor communication performance. Hitachi's SR2201, an MPP scalable up to 2048 processors and 600 GFLOPS peak performance, overcomes these problems by introducing three novel features. First, its proce...
متن کامل